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Abstract—Modern particle accelerators[8] have very strict
requirements for controlling signal. To generate signal con-
trolling ﬁeld in cavities there is a possibility to use digital
vector modulator and analog upconverter[6]. Hardware circuit
consists of FPGA device, digital to analog converter and low
pass ﬁlter. For experiments there is also a need to design and
develop measurement circuit. Same circuit could be used in ﬁnal
application as diagnostics module. This enables an option for
constant long term measurement and fault detection. This paper
presents construction of such module.
I. INTRODUCTION
Modern particle accelerators have very strict requirements
for controlling signal[2]. To satisfy this demands there is a
need to develop new kind of controlling system. In ﬁeld
of generation high frequency signal there are some new
possibilities[7][4] but they have very high cost or other
disadvantages (like signal stability, temperature instability)
disqualify using them in commercial project. New research in
this area shows there is an option to generate low frequency
signal with digital modulator and then use upconversion to
generate appropriate frequency. In Fig. 1 is shown analog





Fig. 1. Schematic diagram of analog part of analog upconverter
(DAC) and upconversion mixer. This circuit needs a another
reference signal (LO) with frequency higher (or lower) than
desired frequency. Because operating frequency of this circuit
is about 10MHz in low frequency part and about 1.3GHz in
high frequency part there is a need to design measurement and
diagnostics circuit.
II. VECTOR MODULATOR
Vector modulator (VM) is a device or module which gen-
erate sinusoidal high frequency signal based on delivered
parameters. As input parameters amplitude and phase can
be used, but for many control systems using complex num-
ber makes arithmetic operation easier. Two values, real and
imaginary part of input vector combine to IQ vector. Vector
modulator can be build based on analog components, by digital
signal synthesis or by low frequency synthesis with analog
upconversion. To convert low frequency to high frequency
there is needed difrential frequency usually called by local
oscillator (LO). In XFEL considered LO frequency is master
oscillator (MO) plus 9MHz or MO+13MHz. To generation of
9MHz or 13MHz signal with appropriate precision there is a
need to clock circuit with 100MHz and more. Digital vector
modulators for principle operation need to calculate samples
using invert Fourier transform. This operation needs many
multiplication so in FPGA implementation many multipliers
are needed. Hardware multipliers have limited operating fre-
quency, so new construction need to be developed[5]. Simple
digital vector modulator design built with counter, sample
look-up table and digital multipliers have limited operating
frequency. The slowest part are multipliers. This problem can
be defeated with new calculation scheme, all the samples must
be calculated before signal is generated and then sent in correct
order to DAC. Each time IQ vector changes new recalculation
is needed. This will add some delay between IQ vector change
and output signal update. Calculation of this delay will be
shown later. For faster operation lookup table with calculated
samples is constructed as circular buffer. When new data is
ready multiplexer select new data, after loading time, circular
buffer is operating normally.
A. Block diagram and state diagram
Block diagram shown in Fig. 2 consists of following com-
ponents:
• Machine, Finite State Machine (FSM), control and timing
block
• Comparator, compares current IQ vector with input IQ
vector
• Multiplexer, selects which data load into shifter (new or
old)
Fig. 2. Block Diagram
• Calculator, calculate new values of samples from IQ
vector and stored internally sine and cosine tables
• Loader and Shifter, shifting registers
• Cache, temporary register for storing current IQ vector
Fig. 3. State Diagram
State diagram is shown in Fig. 3, when the vector modulator
starts, waits for new IQ vector. When value of current IQ
vector is different than IQ vector stored in cache register (at the
start reseted to zero), calculation process begins. The sample
update process consists of following steps:
1) UPLOAD New IQ vector is stored in cache register,
takes 1 cycle
2) CALCULATE Calculation of samples, in parallel all
samples are calculate, takes at least 1 cycle, depends on
multipliers in FPGA
3) LOAD New samples are loaded parallel into Loader
register, takes 1 cycle
4) SYNC FSM waits for synchronization between shifter
current state and ﬁrst sample of output signal period,
time variable, takes at least 1 cycle, up to to number of
samples per period cycles
5) LOAD WAIT FSM waits until all samples from loader
are stored in shifter, takes number of samples per period
cycles
6) READY FSM ends operation, and waits for new data,
data to DAC is sent via circular buffer, state is stable
until IQ Vector update
III. VM IP CORE FEATURES
Vector modulator was written in VHDL language and pre-
pared as complete module (IP core).
A. Flexible conﬁguration
Fig. 4. VM IP Core deﬁnition
VHDL entity is internal conﬁgurable. VHDL entity deﬁni-
tion is shown on Fig. 4 There are 3 parameters:
• NUMBER OF SAMPLES PER PERIOD, number of
samples per period of output signal
• NUMBER OF BITS PER SAMPLE, number of bits
per one sample (sample width)
• NUMBER OF BITS PER IQVALUE, number of bits
per one variable of vector (I or Q)
B. VHDL sample value calculation
VM IP core during VHDL synthesis calculate itself samples
of sine and cosine. In synthesis output there is added for
debugging dump of values in real, integer and binary format.
Exemplary debug is shown on Fig. 5.
Fig. 5. Exemplary sine sample calculation
C. Update delay
Delay between new IQ vector and output signal change is
variable, but can be calculate according equation
Tupdate = Tready + Tupload + Tcalculate + Tload + Tsync +
Tload wait where:
• Tready = 1 Tcy
• Tupload = 1 Tcy
• Tcalculate = 1 Tmul
• Tload = NUMBER OF SAMPLES PER PERIOD Tcy
• Tsync = 1 . . . NUMBER OF SAMPLES PER PERIOD
Tcy
• Tload wait = NUMBER OF SAMPLES PER PERIOD
Tcy
where:
Tcy equals time between clock cycles ( 1Fclk )
Tmul equals time of asynchronously working multiplier time
of calculation (depends on FPGA architecture)
D. Operating frequency
To test described project, there were made laboratory ex-
periments using MEMEC Virtex2P test-board. For synthesis
and implementation Xilinx ISE v9.0 was used. First test were
made in very low clocking frequency (about 1Hz) to test
machine operation. Input data (IQ vector) was set as table of
4 values which were selected asynchronously by dip-swiches.
Circuit was checked with LED connected to debug output.
State changes presented by LED were exactly as designed. For
ﬁnal test, clocking was from integrated oscillator multiplied by
digital clock manager (DCM). Synthesizer timing comments
are shown on Fig. 6. Synthesis was made for FPGA Virtex2P,
which has internal multipliers capable of running at about
100MHz. This design is runing up to 250MHz. Implementa-
tion was tested up to 200MHz on Memec board. Project was
not operating at 250MHz, probably due to DCM limitation or
poor clock routing on the test board.
Fig. 6. Xilinx ISE timing report
IV. DIAGNOSTIC CIRCUIT
To test operation diagnostic circuit was designed. This
subsystem can be divided into two parts. The ﬁrst one is analog
part and the second one is digital acquisition circuit. Before
circuit design there were following requirements deﬁned:
• High input impedance
• Capability to drive 50Ω input
• Monitoring output
• Low pass analog ﬁlters (about 13MHz) with bypass
option
• Variable attenuator with bypass option
• Low frequency root mean square amplitude measurement
(TrueRMS)
• High frequency power measurement (in external module)
V. ANALOG SYSTEM
For experiments diagnostic circuit was integrated with ana-
log ﬁlters on one board. Filters were designed with fast
operational ampliﬁers (Analog Devices AD8014). Forth order
low pass ﬁlter (two steps) was calculated as Butterworth
ﬁlter. Values were tested in Spice program. Calculated cutoff
frequency was set at 13MHz. Measured characteristic is shown
in Fig. 7. To maximize amplitude characteristic of frequency
Fig. 7. Measured ﬁlter characteristics
mixer (below compression point) and reduce gain ripple there
was a need to add variable attenuator in board. For this was
selected digital potentiometer (MAXIM DS1267) controlled
by system. This component has small bandwith, but if add
some external components it is possible to extend bandwidth
[1]. This will limit range of regulation, but in this circuit full
range regulation is not necessary. Board consists also of output
buffer for driving 50Ω input of mixer, relays bypassing ﬁlter
and attenuator and also TrueRMS (Analog Devices AD637)
converter with signal conditioning ampliﬁer. Signal condition-
ing ampliﬁer is needed because used TrueRMS converter is
working near to its bandwidth limit. Block diagram of analog
part is shown in Fig. 8.
VI. CONTROL AND ACQUSITION SYSTEM
Acquisition system consists of two parts. The ﬁrst one
is hardware board with micro-controller. The second one is
software for PC computer.
A. Hardware board
Hardware board is based of 8-bit micro-controller (Mi-
crochip PIC18F4523) with build in 12bit ADC. Communica-
tion between PC computer and board is made with EIA-232
interface. To achieve precision and recurrence external preci-































Fig. 9. Block diagram of daq board
B. PC application
To control device and read values from simple application
was developed. Program was written under Borland Delphi
environment. Application interface is shown in Fig. 10. To
Fig. 10. Application screen-shot (interface in Polish language)
increase precision of measurement application makes multiple
measurements and averages values.
VII. CONCLUSION
Presented solution was tested in laboratory and proved its
operatibility. Proposed circuits could be implemented in ﬁnal
version of system integrated on ATCA[3] board or AMC
module. Active ﬁlter based on discreete components does
not have enough slope for this application. There are two
possibilities how to deal with this problem. The one solution
is to increase clocking frequency and the second one is to use
passive ceramic ﬁlters with high Q-factor.
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